| Job alert | Jobs 21 - 30 of 96 |
RTL Design Engineer
Wipro
–
Bengaluru, Karnataka, India
... Knowledge of synthesis and low power is a plus. Good understanding of AMBA bus protocols (AXI, AHB, ATB, APB). Good understanding of timing concepts. Knowledge of one or more of the interface protocols, PCIe, DDR, Ethernet, I2C, UART, SPI. Expertise ... - Sep 23
Senior ASIC RTL Lead
Wipro
–
Bengaluru, Karnataka, India
... About the Role: Expertise in SoC subsystem/IP design Expertise in IP design, Subsystem/Cluster and SoC level integration using Verilog/System Verilog In depth knowledge on RTL quality checks (Lint, CDC) Knowledge of synthesis and low power is a plus ... - Sep 23
Staff/Sr Staff STA Engineer
Synopsys India
–
Bengaluru, Karnataka, India
... (Design Compile, Fusion Compiler, Primetime) Knowledge of static timing analysis concepts Strong interest and understanding Digital Design methodologies and tools including RTL coding in Verilog/SV, simulation, Synthesis, SpyGlass, STA, and UPF. ... - Sep 23
Functional safety engineer
ACL Digital
–
Bengaluru, Karnataka, India
... Perform RTL simulation, synthesis, and timing analysis to validate design correctness and safety. Work on the integration of safety mechanisms into RTL designs to meet safety goals and requirements. Documentation and Compliance: Create and maintain ... - Sep 23
Senior Engineer I - VLSI
Alphawave
–
Bengaluru, Karnataka, India
... STA, STA-based ECO, Synthesis - hierarchical synthesis, DFT handling, retiming, clock gating Correlate results between STA and GLS with AMS power management and UPF concepts at Synthesis/PnR/STA domains you will be reporting to Director - IP Design. ... - Sep 10
RTL Design Lead
Texas Instruments
–
Bengaluru, Karnataka, India
... Synthesis and timing closure of implemented IP along with equivalence checks. Provide quality documentation of IP implementation and other deliverables with systematic reviews. Work closely with IP and SoC verification teams to achieve high quality ... - Sep 23
Senior Design Engineer - Memory Subsystem
NVIDIA
–
Sadduguntepalya, Karnataka, 560029, India
... position, you will be encouraged to make architectural trade-offs based on features, performance requirements and system limitations, come up with micro-architecture, implement in RTL, and deliver a fully verified, synthesis/timing clean design. ... - Sep 12
Soc Physical Design Engineer
Intel
–
Sadduguntepalya, Karnataka, 560029, India
... · Physical synthesis, place and route, and clock tree synthesis with Synopsys or Cadence tools. · Static timing analysis constraint understanding and generation, clock stamping, and timing closure. · Multiple Power Domain analysis using standard ... - Sep 18
DSP Engineer
Harman
–
BTM Layout, Karnataka, 560076, India
... Specific experience with noise cancellation and/or sound-synthesis techniques. Working knowledge of vehicle networking (CAN, MOST, etc.) Experience with DSP Architecture and DSP assembly language programming. Experience with tuning complex systems ... - Sep 13
Principal Software Engineer
Cadence
–
Bengaluru, Karnataka, India
... Position: Principal Software Engineer Grade: T4 Job Description Cadence Design Systems is looking for a highly motivated software engineer to work as a member of the R&D staff on Cadence’s Genus Synthesis Solution product. Genus is a complete ... - Sep 18