Synopsys Inc
–
Bengaluru, Karnataka, India
... Good familiarity with Verilog/VHDL RTL level designs, timing constrains, static timing analysis. Working knowledge of FPGA prototyping, design tools and flows. Experience with tools such as gprof, purify, coverity etc. - Sep 07