Post Job Free

Cdc jobs in Bengaluru, Karnataka, India

Sign in
Search for: Jobs   Resumes


distance:
Job alert Jobs 1 - 10 of 15

ASIC Engineer, Implementation

Meta  –  Bengaluru, Karnataka, India
... We are looking for individuals with experience in front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, synthesis to build efficient System on Chip (SoC) and IP for data center application ... - Oct 21

ASIC Engineer, Implementation

Meta  –  Bengaluru, Karnataka, India
... We are looking for individuals with experience in front-end implementation from RTL to netlist, including RTL Lint, CDC analysis, timing constraints, synthesis to build efficient System on Chip (SoC) and IP for data center applications. ... - Oct 21

ASIC Engineer, Design

Meta  –  Bengaluru, Karnataka, India
... Lint, CDC, Synthesis, & Power Optimization. Soft and hard IP identification, selection and integration. Collaboration with verification and emulation teams in test plan development and debug. Collaboration with implementation team to close the ... - Oct 17

ASIC Engineer, Design

Meta  –  Bengaluru, Karnataka, India
... Responsibilities: ASIC Engineer, Design Responsibilities: Architecture exploration Micro-architecture development RTL development using Verilog, System Verilog and HLS Lint, CDC, Synthesis, & Power Optimization Soft and hard IP identification, ... - Oct 17

Sr Design Engineering Architect

Cadence  –  Bengaluru, Karnataka, India
... The work involved will be addition of new features into the RTL, working with existing RTL, ensuring various customer configurations are clean as part of verification regressions, supporting customers, ensuring design is clean for LINT and CDC ... - Oct 15

RTL Design Engineer, Multimedia and Machine Learning, Silicon

Google  –  Bengaluru, Karnataka, India
... + Perform Verilog/SystemVerilog RTL coding, function/performance simulation debug, and Lint/CDC/FV/UPF checks. + Perform RTL verification using industry standard methodologies. Participate in test planning and coverage analysis. + Develop RTL ... - Oct 23

Senior IC Design Engineer

Broadcom  –  Electronic City, Karnataka, 560100, India
... Familiarity with Spyglass, LEC, CDC, and Synthesis tools DC Ultra, Fusion Compiler. 5. Familiarity with GLS, simulation, UVM, OVM methodologies is a big plus 6. Proficiency with Verilog NC, Verilog XL tools 7. Strong fundamentals in digital design ... - Oct 22

Silicon RTL Design Lead, Google Cloud

Google  –  Bengaluru, Karnataka, India
... + Perform RTL development, subsystem and SoC Integration and Lint/CDC/FV/UPF checks. + Participate in simulation debugs, synthesis, timing/power closure, and silicon bring-up. + Participate in test plan and coverage analysis of the block and SOC ... - Oct 25

RTL Design Engineer, Multimedia and Machine Learning, Silicon

Google  –  Bengaluru, Karnataka, India
... Responsibilities Perform Verilog/SystemVerilog RTL coding, function/performance simulation debug, and Lint/CDC/FV/UPF checks. Perform RTL verification using industry standard methodologies. Participate in test planning and coverage analysis. Develop ... - Oct 24

Silicon RTL Design Lead, Google Cloud

Google  –  Bengaluru, Karnataka, India
... Perform RTL development, subsystem and SoC Integration and Lint/CDC/FV/UPF checks. Participate in simulation debugs, synthesis, timing/power closure, and silicon bring-up. Participate in test plan and coverage analysis of the block and SOC-level ... - Oct 25
1 2 Next