| Job alert | Jobs 41 - 50 of 56 |
Senior Principal FPGA Architect
Mulya Technologies
–
Bengaluru, Karnataka, India
... Ø Thorough knowledge of Static Timing Analysis (STA) is an added advantage. Ø Must have experience in building test bench for verification. Ø Must have experience in board level testing and system debugging. Ø Preferably candidate should have ... - Jun 02
Staff Engineer ASIC Digital Design(DDR PHY)
Micron
–
Bengaluru, Karnataka, India
... SKILLS required: Strong fundamental knowledge of digital design, Verilog and scripting languages Experience with micro-architecture and Asynchronous digital designs Working knowledge of Synthesis, STA, Lint & CDC Working knowledge of DDR/LPDDR JEDEC ... - Jun 13
Principal Digital ASIC Engineer
Ixana
–
Bengaluru, Karnataka, India
... Power aware simulations using VCS-NLP or similar tools Experience using using STA, PNR tools Experience with Hardmacro integration in RTL The position is based in our Bengaluru (Marathahalli) office. PS: Ixana's booth number at CES 2023 was 61305. - May 16
Senior Engineer- ASIC Design
Micron
–
Bengaluru, Karnataka, India
... Skill Set Required: Strong fundamental knowledge of digital design, Verilog, and scripting language Experience with micro-architecture and synchronous and Asynchronous digital designs Working experience of Synthesis, STA, Lint & CDC Excellent ... - Jun 04
Applications Engineering, Staff Engineer
Synopsys
–
Sadduguntepalya, Karnataka, 560029, India
... Keep abreast of the latest ASIC/SoC design flows and EDA tools Be a consultant with customers to help resolve IIP integration challenges including simulation, synthesis, floorplan, STA, DFT, silicon bring-up, etc. Provide integration training and ... - Jun 05
Sr. Design Manager DFT
L&T Semiconductor Technologies
–
Bengaluru, Karnataka, India
... Candidate must be proficient with STA, PDN, PDV, Logic ECOs and Chip Sign-off Must be proficient on low power implementation techniques. Strong communication skills (written and verbal), problem solving, teamwork, attention to detail, commitment to ... - Jun 09
SOC Design Engineer
Intel
–
Sadduguntepalya, Karnataka, 560029, India
... - Experience with synthesis, DFT, FV, and STA. - Familiarity with protocols like AHB, AXI, ACE, and CHI is desirable. - Hands-on experience in multi-clock designs and asynchronous interfaces. - Ability to define microarchitecture specifications and ... - Jun 05
Principal Engineer, Physical Design
Analogdevices
–
Sadduguntepalya, Karnataka, 560029, India
... STA Lead, responsible for constraints generation, STA setup, analysis and ECO generation who has sound working knowledge in PT/tempus STA setup environment with low power aware implementation methodology knowhow. For positions requiring access to ... - May 29
SOC Design Engineer
Intel
–
Sadduguntepalya, Karnataka, 560029, India
... - Experience with synthesis, DFT, FV, and STA. - Familiarity with protocols like AHB, AXI, ACE, and CHI is desirable. - Hands-on experience in multi-clock designs and asynchronous interfaces. - Advanced knowledge of low-power techniques and tools ... - Jun 05
Senior Logic Design Engineer
Intel
–
Sadduguntepalya, Karnataka, 560029, India
... Person should be able to independently work and develop various logic design and development activities including micro-architecture, RTL code from high level specs, ensure end to end design quality in terms of Lint/CDC/DFT/Synthesis/STA/Formal ... - Jun 07