| Job alert | Jobs 31 - 40 of 56 |
Senior Physical Design Engineer
7Rays Semiconductors India Private Limited
–
Bengaluru, Karnataka, India
... Significant knowledge and preferably hands on experience on SoC STA, Power, Physical Verification and other sign-off. Good problem-solving capabilities, proactive, hardworking with strong interpersonal skills. Bachelor's Degree in Electrical, ... - May 24
RTL Principal Design Engineer
Cadence Design Systems
–
Bengaluru, Karnataka, India
... -Lead and also hands-on end-to-end ASIC design including RTL implementation and design processes of Lint/CDC/SDC definition/STA/Synthesis. -Collaborate with cross-functional teams of Architecture, Verification, Physical Design, and Mixed Signal ... - May 20
Physical Design Engineer
BITSILICA
–
Bengaluru, Karnataka, India
... Should have a strong understanding of STA Concepts and Handle the Timing ECOs. Must have Hands on experince on DRC/LVS Closure - May 26
Physical Design Engineer
Wafer Space - An ACL Digital Company
–
Bengaluru, Karnataka, India
... stages of the design (floor planning, placement, CTS, routing, physical verification, IREM) • Well versed with the timing closure (STA), timing closure methodologies • Good Understanding of DRC, LVS,ERC and PERC rule files for lower tech node layout ... - May 31
Physical Design Engineer
Wafer Space - An ACL Digital Company
–
Bengaluru, Karnataka, India
... ● Well versed with the timing closure (STA), timing closure methodologies. ● Good Understanding of DRC, LVS,ERC and PERC rule files for lower tech node layout verification. ● Experience in lower tech nodes (<7nm). ● Good automation skills in PERL, ... - Jun 05
Senior Staff Engineer, Physical Design
Marvell
–
Bengaluru, Karnataka, India
... #LI-MN1 What We're Looking For Bachelor or Master degree in Electronics Engineering Minimum 6 years experience with industry-standard Physical Design implementation tools Excellent skills in Backend flow – Synthesis, P&R, physical verification, STA ... - Jun 10
Sr Staff Semiconductor Engineer, Physical Design (PnR)
Aptiv
–
Bengaluru, Karnataka, India
... physical verification (DRC/LVS/ERC/antenna) and other reliability checks (IR/EM/Xtalk) Hands-on experience in block/top level signoff STA Exposure in physical implementation of timing/functional ECOs Excellent problem-solving and debugging skills. ... - Jun 11
Director Engineering
Marvell
–
Bengaluru, Karnataka, India
... Key skills needed for this position include - - Proven track record in leading & managing teamm delivering subsystem/SoC - Strong knowledge in ASIC front end / back end design cycle covering Logic Design, DV, Emulation, Synthesis, DFT, PD and STA - ... - Jun 12
ASIC SOC DFT Lead, Silicon
Google
–
Bengaluru, Karnataka, India
... + Proficiency with Synthesis, Lint, CDC, LEC and DFT timing, and STA. + Proficiency with a scripting language such as Perl. Our computational challenges are so big, complex and unique we can't just purchase off-the-shelf hardware, we've got to make ... - Jun 07
RTL Design Engineer
Eximietas Design
–
Bengaluru, Karnataka, India
... Understanding of SDC Understanding STA reports and how to adjust RTL accordingly. Designing for error cases and debug of IP Understanding of CDC logic Knowledge of lint rules and exceptions Design and use of block level simulations to bring up IP. ... - May 17