HARMAN India
–
Bengaluru, Karnataka, India
... RTL Design Knowledge such as Verilog, SystemVerilog, or VHDL. Verification Methodologies: UVM (Universal Verification Methodology), OVM (Open Verification Methodology), or VMM (Verification Methodology Manual). Simulation Tools: ModelSim, VCS, or ... - Jun 18