FLIR Systems
–
New California, OH, 43064
... Thorough understanding of deep sub-micron layout design practices such as parasitic RC delay, signal integrity, metal density rules, transistor, and capacitor matching. Strong background with full custom circuit, block, and chip layout using Cadence ... - Aug 08