System Verilog UVM Design Verification Test Engineer

The project relates to the design and verification of a custom controller for analog components. The controller has interfaces such as SPI, Ethernet and AXI to drive the internal components and send data.Responsibilities:

UVM

Permanent