Post Job Free
Sign in

FPGA Development Tools Engineering Director

Company:
Intel
Location:
San Jose, CA
Posted:
May 16, 2024
Apply

Description:

Job Details:

Job Description:

Manages a team of software development engineers and architects responsible for creating compilers, tools, flows, assemblers, models, runtimes, and firmwares that are closely coupled to FPGA silicon, IP and boards. Oversees software development across the lifecycle including requirements gathering, design, development, debug, validation, optimization, customer engagement, and product support. Leverages knowledge of FPGA hardware, logic design, board design, semiconductors and chip layout to provide architectural and technical guidance and ensure that sound engineering practices are followed. Responsible for enabling teams to execute through clear goal setting, facilitating work, maintaining accountability, applying differentiated performance management, and driving team results. Drives results by inspiring people, role modeling Intel values, developing the capabilities of others, and ensuring a productive work environment.

In Q4 2023, Intel announced PSG will be reported as a separate business unit beginning on January 1, 2024 with ongoing support from Intel. This position is associated to that standalone business strategy and is expected to fully transition to a standalone company at some time in the future.

Qualifications:

Minimum Qualifications:

BS in Computer Science, Engineering or related field with 12+ years of experience

5+ years engineering management experience

5+ years experience in the field of FPGAs

Preferred Qualifications:

Experience developing FPGA IP

Experience using or developing Intel Open FPGA Stack

Experience working with or running a HW DV team

Experience managing large engineering projects spanning multiple cross functional teams

Requirements listed would be obtained through a combination of industry relevant job experience, internship experiences and or schoolwork/classes/research

Job Type:

Experienced Hire

Shift:

Shift 1 (United States of America)

Primary Location:

US, California, San Jose

Additional Locations:

Business group:

Product Enablement Solutions Group (PESG) is one of the key pillars, enabling Intel product design teams get to market faster with winning leadership products.

Posting Statement:

All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.

Position of Trust

This role is a Position of Trust. Should you accept this position, you must consent to and pass an extended Background Investigation, which includes (subject to country law), extended education, SEC sanctions, and additional criminal and civil checks. For internals, this investigation may or may not be completed prior to starting the position. For additional questions, please contact your Recruiter.

Benefits:

We offer a total compensation package that ranks among the best in the industry. It consists of competitive pay, stock, bonuses, as well as, benefit programs which include health, retirement, and vacation. Find more information about all of our Amazing Benefits here:

Annual Salary Range for jobs which could be performed in US, California:$195,804.00-$312,686.00

Salary range dependent on a number of factors including location and experience.

Work Model for this RoleThis role will require an on-site presence.

JR0263768

Apply