Job Title: Design Verification Engineer
Location: Hyderabad, India
Experience: 5 yrs to 15yrs
Job Description:
Expertise in SV-UVM, Testbench development from scratch
RISC-V processor based verification experience
Protocols experience - PCIe/CXL/UCIe/DDR/Ethernet