Post Job Free
Sign in

Senior Staff Engineer, Analog IC Design

Company:
Marvell
Location:
Singapore, Singapore
Posted:
April 22, 2024
Apply

Description:

About Marvell

Marvell’s semiconductor solutions are the essential building blocks of the data infrastructure that connects our world. Across enterprise, cloud and AI, automotive, and carrier architectures, our innovative technology is enabling new possibilities.

At Marvell, you can affect the arc of individual lives, lift the trajectory of entire industries, and fuel the transformative potential of tomorrow. For those looking to make their mark on purposeful and enduring innovation, above and beyond fleeting trends, Marvell is a place to thrive, learn, and lead.

Your Team, Your ImpactCentral Engineering – Optical PHY (CE-OPHY) team designs high-speed and optical transceivers for communication infrastructure in long-haul, metro and datacenter. We address the bandwidth, capacity and power issues faced by cloud computing, mega data centers that powers the social media giant platforms. Our innovative approaches have resulted in the company’s products being first to market in many of key areas, developing the most advanced chips and subsystems solutions to address the ever-increasing demand of higher data rates driven by video-on demand, gaming and other real time data streams. We are seeking talented individuals to work on solving technical challenges with the most outstanding group of collaborators in the industry. Join our team of experts and make a difference in an exciting career opportunity.

As a member of a dynamic CE-OPHY team, the candidate will be responsible for designing circuits used for high-speed optical transceivers. The member will have an opportunity to work in deep submicron process and collaborate with the team on next-gen high-speed optical transceivers.

What You Can Expect

Responsibilities:

Circuit architecture/topology definition using higher level modeling and simulation.

Circuit design implementation based on defined specifications.

Floorplan and working with layout engineer to deliver high quality layout based on required methodology and flow.

Test plan definition and verification of design through accuracy level of extraction using state of the art CAD tools and methodology.

Products bring up and design lab validation.

Mentoring and providing guidance to colleagues in area of expertise.

What We're Looking For

Qualifications:

MSc/PhD EE in the areas of design of high-performance analog/mixed-signal ICs.

Proven experience in IC design including chip tape-out AND lab evaluation of design (either during graduate studies or working in the industry). Solid experience in

Using EDA CAD tools

Performing Analog Custom Layout

Experience in measuring IC performance and debug of design to correlate simulations to measurements

Deep understanding of fundamental, including:

Detailed transistor level design

Device physics

Control/Feedback loop stability analysis

Direct project experience in at least one of the following areas a plus:

ADC-DAC design

PLL or clock/freq generation design

RF/High-Speed (10GHz+)

Knowledge & experience in Verilog coding a plus

Experience in Package-System integration issues desired

Project experience in using advance CMOS nodes (FinFET experience a plus)

A team-player

Strong communication, presentation and documentation skills.

Additional Compensation and Benefit Elements

With competitive compensation and great benefits, you will enjoy our workstyle within an environment of shared collaboration, transparency, and inclusivity. We’re dedicated to giving our people the tools and resources they need to succeed in doing work that matters, and to grow and develop with us. For additional information on what it’s like to work at Marvell, visit our Careers page.

All qualified applicants will receive consideration for employment without regard to race, color, religion, sex, national origin, sexual orientation, gender identity, disability or protected veteran status.

2301836

Apply