Post Job Free
Sign in

Senior / Staff Hardware Validation Engineer

Company:
Micron
Location:
Ameerpet, Telangana, 500038, India
Posted:
April 21, 2024
Apply

Description:

Our vision is to transform how the world uses information to enrich life for .

Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, inspiring the world to learn, communicate and advance faster than ever.

JR51797 Senior / Staff Hardware Validation Engineer

We are looking for 10+ Years of proven experience on Hardware Validation (DDR, Benchtop, High speed board design With B.Tech /B.E (Electronics / Electrical)

Develop DDR4/5 pre/post-silicon validation environment for DIMM Modules

Prepare DDR focused test environment for pre/post-silicon testing, setup different DIMM type based boards for validation & debug, Perform DDR JEDEC compliance tests using high speed scopes.

Develop PCIe 4/5 Electrical compliance (CXL) test procedure and execute it.

Responsible for system testing, characterization & compliance, margin optimization and related data collection & analysis

Testing of server platform from silicon and system perspective, DDR4/5 interface characterization and compliance to confirm design matches specifications, collect IO margin & memory test data across multiple parts and configurations to optimize timings and get better system reliability.

Contribute on bring up, functional validation, IO tuning, PVT testing of memory subsystem

Work on DDR controller and PHY initialization sequence during silicon / platform bring up, DDR & memory subsystem protocol and feature testing across process, voltage & temperature variations, optimizing IO settings to support multiple configurations of DIMMs and provide interoperability across different types for multiple DRAM vendors.

Generate validation reports, participate in failures analysis, AVL/co-validation

Write validation test reports based on functional tests and characterization of the DDR interface across PVT, perform initial triage and functional/analog debug to understand failure root cause, propose screening methods and workarounds, support customers/partners or other teams to qualify new DIMMs and components.

Skills :

Knowledge in DDR memory architecture, PCIe 4/5, CXL 2/3 is must.

Post silicon validation and debug experience on Serdes/DDR memory controller/ PHY.

Expert in automated test bench/system and Benchtop Charaterization of High Speed Interface.

Develop best-in-class system validation plans and procedures.

Experience with lab instruments like DMM, Oscilloscope & thermal chambers etc..

Utilize scripting languages such as Python, Bash, and/or Perl to create and maintain automated testing scripts.

Full time

Apply