Verilog Resumes

Sign in
Search for: Jobs   Resumes


Get new resumes like this by email Resumes 1 - 10 of 5224

Engineering Design

India, Chennai, Tamil Nadu
... PROGRAMMING SKILLS: Basics of C Verilog and VHDL C++ TOOLS/SOFTWARES KNOWN: XILINX ISE 12.1 MATLAB R2010a AUTO CAD CADENCE COMSOL IMPLANT TRAINING: UNIQ Technologies Limited Chennai (3 days).. EXTRA CURRICULAR ACTIVITIES: Best student award in ... - May 24

Engineering State University

Raleigh, NC
Chinmaya Chaudhry **** ********* *****, *********-*, Raleigh, NC 919-***-**** ac0gfq@r.postjobfree.com OBJECTIVE Seeking full time opportunities starting June 2017 in the field of Digital ASIC Design and Verification involving RTL coding in Verilog ... - May 23

Computer Science Manager

Ashburn, VA
... TECHNICAL SKILLS My skills include working alongside both Electronics and Computer Science, which include: Programming Languages- JAVA, C++, C, PYTHON, Verilog, HTML, XHTML, CSS, XML, Java Script, Raml. Databases- Oracle, MySQL Microsoft SQL Server ... - May 23

Entry level Electrical Engineer

Irving, TX
... TECHNICAL SKILL SET Programming languages: VHDL, Verilog HDL, JAVA, C, Assembly language to Microprocessor, Embedded c, Shift Programming Language. Simulation Tools: Coventorware, MATLAB, Cadence, Network simulation, PSPICE, Xilinx, SimaPro, AutoCAD ... - May 22

Physical Design Engineer

India, Bengaluru, Karnataka
... LANGUAGES TCL, VERILOG HDL PROFESSIONAL EXPERIENCE: Worked As a Assistant Professor at “J. B. Institute of engineering and technology” Location : Moinabad Chevella R. R. District Telangana. Division : Electronics and Communication Department. ... - May 21

system verilog,ASIC design and verification,UVM

Binghamton, NY
Pradeep Saravana Kumar Ramaraj Binghamton NY 334-***-**** ac0edt@r.postjobfree.com www.Linkedin.com/in/pradeepsaravanakumar Skills • ASIC Design and Verification • RTL Design using Verilog and SystemVerilog • Constraint Random, Directed Testbenches ... - May 19

Electrical Engineering

Canton, MI
... VLSI Design, SOC verification using System Verilog including OVM/UVM methodologies, Physical Design and Automation, VLSI Testing and verification, Physics of semiconductor devices, VLSI fabrication techniques, VLSI signal Processing, PCB designing. ... - May 19

Engineer Project Manager

Glendale, CA
... Corporation Role: Unix/Windows/Network Systems Administrator/Supervisor Location: El Segundo, CA Environment: Research and Development, Manufacturing, Unix, Windows, Oracle, Sybase, Mentor Graphics, Verilog, Synopsys, AutoCAD, Synoptics, Cisco. ... - May 19

Design Engineer Electrical Engineering

Santa Clara, CA
... Devise common Verilog-A Flash corecell for full-chip/macro shortening verification cycle from 2 weeks to 3 days for the design team. Redesign low power 300MHz multi-mode SDR/DDR2 circuits for compatible NAND industry standard interface (ONFI) in 1 ... - May 18

Electrical Engineering

Tampa, FL
... TECHNICAL SKILLS Programming languages: VHDL, Verilog HDL, JAVA, C, Assembly language to Microprocessor, Embedded c, Shift Programming Language. Simulation Tools: Coventorware, MATLAB, Cadence, Network simulation, PSPICE, SimaPro, AutoCAD for ... - May 17
1 2 3 4 5 6 7 Next