Post Job Free
Sign in

Design Years Experience

Location:
Dallas, TX, 75248
Salary:
$40 per hour
Posted:
April 20, 2012

Contact this candidate

Resume:

Jerome A. Simon

**** ** ***** *****, ******, Texas 75248

Telephone 469-***-**** *******@*****.***

PROFESSIONAL SUMMARY: 16+ years experience in the production and design of Analog & Digital IC’s. Familiarity with various design environments and software to generate, edit and verify. Proficient with Analog, Digital, CMOS, BiCMOS and BICOM Technologies. Lead designer for many layout teams. Proficient in database management and organization. Multiple levels of verification including DRC, LVS, Antenna, Latch up & 3D RCX layout extractions used in back annotation simulation. I am reliable, professional and dedicated to quality work.

IC DESIGN WORK EXPERIENCE:

10/30/95 to 10/30/12 : Texas Instruments, Incorporated 12500 TI Boulevard, Dallas, Texas 75234

Lead top level design including floor-planning, bond pad placement with packaging simulation and ESD implementation. Precision custom analog circuit and automated digital Layout design with timing closer, scan chain and clock tree insertion.

*Precision Custom Analog and Digital Bicom and CMOS layout with Cadence V irtuoso. *Design Verification Tools for DRC, LVS and 3D Parasitic (RCX) Extraction.

*Cadence Encounter (DEF/LEF Custom Program Enhancement and Timing Driven Place & Route)

*VHDL Design using Synopsys Design Compiler and ModelSim.

*Bond pad placement methodologies.

*Chip Opt Stepper Optimizer.

*Floor Planning.

*Cadence Library Management and Organization.

*Die Cut/Package/Bonding Simulation

*Remote Design Operation. Developed tech support system for my group to setup for remote design work.

*Provide Workgroup Tech Support for Unix, Linux, Mac and PC.

EDUCATION:

TI Training, Dallas, TX

Cadence Tools: Virtuoso, Assura, VXL, Encounter, Composer, IC Craftsman Analog Router & Skill

TI Tools: ARC (Assembly Rule Checker) Chip Opt (Reticule Optimization), ARC, Pyramid. PERL Program Implementation. Gered Corporation, Hillsboro, OR CMOS Layout & Design. Eastfield College, Dallas, TX DC/AC Circuit Measurement and Analysis. Solid State Devices. Richland Community College, Dallas, TX AutoCAD I & II, Basic Electronics (DC Circuitry), Math and Government.

PERSONAL INFORMATION: 51 Years Old; 5 children and one Grandchild; Active BSA Leader

References Available Upon Request



Contact this candidate