Post Job Free

Resume

Sign in

Design Engineer Manager

Location:
Lowell, MA
Salary:
current is 110K
Posted:
December 08, 2016

Contact this candidate

Resume:

Antonio O Pereira CID+ *** Chase Ave ● Lowell, MA 01854 ● 978-***-**** ● acxtly@r.postjobfree.com,

LinkedIn member: http://www.linkedin.com/pub/tony-pereira/27/4aa/724

Summary

Experienced PCB design engineer with 17+ years’ experience laying out high speed, high density, mixed technology, digital, Power Supplies and analog printed circuit boards.

Responsible, reliable, detailed orientated, self-motivated proven team player, independent and proven to achieve tight deadlines.

Expert knowledge of fabrication and assembly process with IPC CID certificate. Having traveled to CM’s in Mexico, China and Europe to evaluate their abilities.

Proficient Schematic entry, PCB footprint and Schematic decal librarian.

Skills

Expert in Altium designer, Layout, Schematic, Library.

Proficient in Mentor Graphics PADS layout tool.

Proficient in footprint library creation and Schematic decal creation.

Accustomed to designing PCB's with a high awareness of “Design for Manufacturing, Assembly, and Test” requirements.

Ably to work independently on projects and stay focused on the deadline

Proficient at working with PCB fabricators and Assemblers, high knowledge in both areas.

Proficient in micro, blind and buried vias technology.

Proficient in routing strategies down to 3/3 mil densities, 20 layers and 50ohm impedance control.

Proficient with BGA designs .4 and .5 Micro-BGA technology.

Professional Experience

Philips Lighting

Senior PCB / PCB Design Manager March, 2011 – Current

Serving as the Lead Altium layout designer and Schematic / PCB Librarian for multiply Groups (China, Manchester and Burlington).

Manage all groups’ designs and schedule design work load for each location.

Manage design reviews with Manufacturing, EE, ME, Approbation and UL.

Schedule designs based on projects timelines and assign project to PCB Designers.

Trainer of all Philips locations (China, Manchester, etc) on Altium and setup systems.

Entry of hand drawn Schematics using Altium designer.

Validate PCB assembly and fabrication manufacture for both production and engineering.

Validate DFM from our CMs and work to resolve an design issues

Component gatekeeper, creation, validation and alternate component verification.

Transitions the current library into an organized and IPC standardized structure.

Maintain Network license on server.

Solectria Renewables

Senior PCB / Schematic Design Engineer, Process Engineer November, 2010 – March, 2011

Serving as the Lead Altium layout designer and Schematic / PCB Librarian.

Analog Devices / Mediatek

Senior PCB Design Engineer, Field Test Engineer April, 2004 - November, 2010

Served as Wireless Cell Phone Group Lead layout designer and Liaison for rest of the company locally and globally.

Designed high speed, high density, double sided, multi-layer (2 to 20 layers), designed impedance, mixed technology PCB's utilizing PADS layout.

Conducted internal review for PCB Team by reviewing and approving placement, power and ground planes, critical routing, design rules, and post processing.

Lead layout designer for the Wireless Cell Phone group and interface liaison for Design for Manufacturability, Assembly, Fabrication and Testability.

Ordered and Confirmed Fabrication and Assembly of all PCBs including turn-key projects.

Traveled throughout US and Canada as Tech Team member testing and Mediatek phones for all TTY and GSM required test with major cell phone manufactures (Nokia, Ericsson, etc)

Accurately and efficiently delivered PCB design

MSL / Celestica

PCB Design Engineer March 1999 - April, 2004

Provided all PCB layout functions for new and revised designs.

Designed PCB with extreme routing, placement and testability constraints.

Ability to delivery PCB design on time and with little or no rework.

Designed up to 20 layers PCB’s with high yield placement and 100% testability requirements.

Designed PCB’s with differential pairs, designed impedance, micro, blind and buried vias

Created PCB CAD Guidelines document to define board level PCB layout requirements and design constraints.

Freudenberg Nonwoven

RD Technician April 1990 - March 1999

Education

High School:

Greater Lowell Tech

College:

Franklin Pierce College, Salem, NH

Associates Degree, Marketing November, 1995 – March 1999

Technical

PCB West and PCB East, San Jose CA, Raleigh, NC

IPC Designers CID and CID+ Certificate 2013-2014

Successfully completed 100+ Professional Development Classes 2001-2012



Contact this candidate