Resume

Sign in

m.techvlsi,CadenceEncounter,Virtuoso,Modelsim,Xilinix,vhdl,veriloghdl

Location:
Chittoor, Andhra Pradesh, India
Posted:
December 23, 2015

Contact this candidate

Resume:

K.LAKSHMI LAVANYA lakshmilavanya .acsv5p@r.postjobfree.com

Mobile:950-***-****, 986-***-****

CAREER OBJECTIVE:

I aspire for a challenging position in a professional Organization where I can enhance my skills and strengthen them in conjunction with Organization’s goals. A self-motivated achiever with an ability to plan and execute.

ACADEMIC PROFILE:

Course

School/college

Board/

University

Year of

Passing

%/CGPA

M.Tech

(VLSI Design)

SRM University,

Kattankulathur

SRM University

2015

8.91

B.Tech

(ECE)

KSRM College Of Engineering,

Kadapa

Sri Venkateswara

University

2013

75.4

Intermediate

Sri Chaithanya Junior College,

Hyderabad

Board Of Intermediate

2009

84.3

S.S.C

Sree Shanthinikethan High School,

Kadapa

Board Of Secondary Education

2007

81.1

PROJECTS:

DEGREE

TITLE

TEAM SIZE

DESCRIPTION

M.TECH.

Floor planning Considering IR Drop in Multiple Supply Voltage Designs

1

Optimizes the power consumption, maximal IR Drop and number of iterations

B.TECH.

Quick Layered Response Codes in MATLAB

5

Encoding, detecting and decoding QLR CODE in linearly independent RGB basis colors on MATLAB software

TECHNICAL SKILLS:

PROGRAMMING LANGUAGE : C

HDL LANGUAGES: : Verilog HDL and VHDL

EDA TOOLS : Cadence Encounter, Virtuoso, Modelsim, Xilinix

HARDWARE DESIGN SOFTWARE : Hspice, Microwind

AREAS OF INTERESTS:

Physical Design Automation

Low Power Circuits

CO-CURRICULAR ACTIVITIES:

Presented a Paper on OPTOBIONICS in Aarush 2013.

Presented a paper titled STUDY ON DYNAMIC POWER REDUCTION USING MSV ASSIGNMENT ON CRITICAL PATHS at the NATIONAL CONFERENCE ON MICROELECTRONICS, NETWORKING AND COMMUNICATION organized by the Department of Electronics and Communication Engineering, Faculty of Engineering and Technology, SRM University on March 30-31,2015.

Presented a paper titled A STUDY ON VOLTAGE ASSIGNMENT TECHNIQUES IN MULTIPLE VOLTAGE DESIGNS OF SOCS in Pre-Conference Tutorial and International Conference on Computing, Communication and Energy Systems(CESCON 2015) organized by the School of Electrical Sciences and School of Computing Sciences, Hindustan University on April 15-17, 2015.

EXTRA CURRICULAR ACTIVITIES:

Participated in group dance during cultural fest MILAN at SRM University in 2013.

Worked as a organizing committee member of ECHO FEST at KSRM college of engineering.

PERSONAL INFORMATION

Name : Kanneboyani Lakshmi Lavanya

Date of birth : 2-08-1992

Father’s name : Kanneboyani Masthanaiah

Nationality : Indian

Languages Known : English, Telugu, Hindi

Hobbies : Playing chess, Interested in mythological facts.

Permanent Address : D.No: 41/328-1,

Sankarapuram,

Kadapa- 516002,

Y.S.R.Kadapa (DT),

Andhra Pradesh.

DECLARATION

I hereby declare that the information furnished above is true to the best of my knowledge.

DATE :

PLACE : K.LAKSHMI LAVANYA



Contact this candidate