Google
–
Mountain View, CA
$174,000-$258,000 +
... Experience with circuit simulation tools (e.g., Cadence Spectre, Synopsys HSPICE) and digital design flows (e.g., Verilog, VHDL). Experience architecting CMOS backplanes for microdisplays, developing chip level specifications and with new product ... - Jul 07