Sign in

Verification IP Engineer

Company:
Semiconductor
Location:
San Diego, California, United States
Posted:
February 14, 2018
Description:

Minimum Qualifications:

• 8+ years industry experience,

• 3+ years experience in ASIC design and verification.

• Highly motivated and be able to work both independently and as a member of team.

• Experience in verifying designs at system level and block level using constrained random verification. Expert in System Verilog and OVM/UVM based verification.

• Strong experience in ASIC design verification flows and DV methodologies.

• Expert in coding SV Testbench, drivers, monitors, scoreboards, checkers

• Strong and independent design debugging capability.

• Strong programming and scripting language capability.

• Expert in using verification tools like VCS, modelsim, Debussy etc Familiar with System Verilog Assertions, Code and Functional Coverage and Formal verification techniques. .

Preferred Qualifications:

• Understanding atleast couple of of AHB, AXI and other bus protocols and system architecture knowledge (e.g. Ethernet, USB, AXI/AHB protocols) is a requirement

• Familiarity of using VCS verification IP a plus

Education:

Required:

• Bachelors of Science degree in Computer Engineering, Computer Science, or Electrical Engineering.

Preferred:

• Masters of Science degree in Computer Engineering, Computer Science, or Electrical Engineering