Verilog Resumes

Sign in
Search for: Jobs   Resumes

Show Map Get new resumes like this by email Resumes 1 - 10 of 4485

Design Project

India, Bengaluru, Karnataka map
... CORE COMPENTENCIES Programming language :Verilog, System Verilog,C. Scripting language : Shell,pearl Tools used :cadence tool suite-NC-Verilog,SIMVISION,Virtuoso,Spectre and Assura, SOC encounter(Floorplan,placement,STA,CTS,Routing),Xilinx Operating ... - Oct 06

Electrical Engineering Design

San Jose, CA map
... High Speed CMOS Circuits Computer Architecture Linear System Theory Semiconductor devices Skills Programming Languages: Verilog, System Verilog, VHDL, Perl, C Language, C++ Language, Visual Basic Instruments: Oscilloscope, Signal Generator Other ... - Oct 06

Project Training

India, Noida, Uttar Pradesh map
... Project:- Atm machine using VHDL elevator, TLC4way,TLC 1 way, stack, vending machine,sequence detector using VERILOG and FIFO using VERILOG. Head of discipline committee in college Captain of school Basket Ball team Gold medal in inter college ... - Oct 06

Design High School

India, Kanpur, Uttar Pradesh map
... Percentage Score: 88.80% TECHNICAL SKILLS Languages C language, Core JAVA, SQL, Perl Scripting, Verilog HDL, TCL Tools Xilinx: ISE, Chipscope, XPE Cadence: Virtuoso, Encounter, LVS LASI Skills ASIC Design, Digital Design, Low Power design, RTL ... - Oct 06

Sql Server DBA

Atlanta, GA map
... TECHNICAL SKILLS AND TECHNOLOGIES: Simulation Languages: R for statistical computing, MATLAB, PSPICE, VHDL, Verilog, Multisim Programming Languages: C, C++, C#, SQL, Java Databases: MS SQL SERVER 2014/2012, ORACLE Tools: SQL Server Management Studio ... - Oct 05 (Vlsi design)

India, Andhra Pradesh map
... 2007-2008 82.66% Computer Skill Set Languages : C programming, Verilog HDL, PERL Script, TCL script, VHDL Electronic Packages : SOC encounter, Cadence NC launch, Cadence Virtuoso, Altera (Quartus II), Model SIM PROFESSIONAL EXPERIENCE: IN-plant ... - Oct 05

Engineer Engineering

San Francisco, CA map
... TECHNICAL PROFICIENCY PRE-LAYOUT SIMULATOR Questa-Sim, NC-Sim, Altera Quartus 2, Model-Sim LANGUAGES & METHODOLOGIES Verilog, System Verilog, UVM, UVM_RAL, C, C++, Perl, Shell scripting/C-shell BUS PROTOCOLS I2C, AMBA-AXI, UART, USB TYPE-C OPERATING ... - Oct 05

c, c++, verilog, VHDL, unix

India, Bengaluru, Karnataka map
... of Pre- University Education, Karnataka SSMRV PU College 2009 58% SSLC Karnataka Secondary Education Examination Board Gnana Bodhini Higher Primary School 2007 76% Languages Known : C, C++, Data Structures, Unix, Device Drivers, VHDL and Verilog. ... - Oct 04

Secondary School Training

India, New Delhi, Delhi map
... Mar 2014 - Mar 2014 Verilog HDL – HIET – Ghaziabad Job Role – Trainee: Hands on practical training on modelling styles and building blocks. Implemented gate level circuits on FPGA kits. Programming on data types, data flow modelling and operators. ... - Oct 04

Computer Engineering

Lexington, KY map
... Higher Studies Academy Janzour, Libya Graduate coursework in computer engineering Spring 2005 – Fall 2007 Coursework: Digital Design & Synthesis with Verilog, Real Time Control Systems, Artificial Neural Networks, Engineering Mathematics, Research ... - Oct 03
1 2 3 4 5 6 7 Next