Verilog Resumes

Sign in
Search for: Jobs   Resumes


Show Map Get new resumes like this by email Resumes 1 - 10 of 3455

Project Training

India, Namakkal, Tamil Nadu map
... Verilog. ii. Quaterus-II ii. VHDL 3) Simulation Tools i. Modelsim. ii. Questasim COCURRICULAR ACTIVITIES: . Won SECOND prize in National level symposium conducted in Sengunthar college of engineering on the topic of " Bluetooth". . Won FIRST Prize ... - Dec 20

Design System

India, New Delhi, Delhi map
... & Communication) (CALICUT UNIVERSITY) 2008-2012 67.8% HSC (XII) K.S.E.B 2008 91% SSLC (X) K.S.E.B 2006 93% Technical Skill Summary Languages: C, C++, Verilog HDL, VHDL • • Circuit Simulators: Cadence Tools (Spectre, AMS, Encounter RTL compiler), LT ... - Dec 20

Diploma Quality

India, Kozhikode, Kerala map
... KNOWLEDGE PREVIEW • C,VHDL,VERILOG, ASEMBLEY– Language • XILINX,KEIL,CADENCE,MODELSIM EDUCATION COURSE Name of institute University Year CGPA /board PGD VLSI & NIELIT NIELIT 2015 PURSUING EMBEDDED HARDWARE DESIGN BE IN GANDHINAGAR GTU 2014 6.59 ... - Dec 19

Design Engineer

India, Pune, Maharashtra map
... > Experience in writing RTL models in Verilog, VHDL and Test benches in System Verilog. > Good knowledge in verification methodologies. > Experience in using industry standard EDA tools for the front-end design and verification. VLSI Domain Skills: ... - Dec 19

Engineer Design

Corona, CA map
... Arduino Development Languages: C, C++, C#, Verilog, VHDL, Python scripting, Testing Baseband Testing, Validation with low, System Verilog, Modelsim Simulation. Familiarity with OVM and UVM verification methodology. Experience with DO-254/ DOORS ... - Dec 18

Engineer Project

India, Manipal, Karnataka map
... 02% 2008 College, Mysore 10th NCERT Demonstration School, Mysore 59.80% 2006 Technical skills: Programming languages known: Verilog/VHDL, 8051 assembly, x86 assembly, C, C++ Tool used: Xilinx IDE, Micro-Wind, DSCH, Turbo C, Solid Edge, Keil Vision, ... - Dec 17

Design Assistant

India, New Delhi, Delhi map
... Experience in writing RTL models in Verilog HDL, VHDL and Test benches in Verilog and SystemVerilog. Very good knowledge in verification methodologies. Experience in using industry standard EDA tools for the front-end design and verification. Good ... - Dec 17

vhdl, verilog, c, digital design

India, Bengaluru, Karnataka map
... Skills Digital Design, Verilog, VHDL, System Verilog, c, c++, perl, shell. Tools: Xilinx ISE, Questasim, Model Sim. The above information provided is best of my knowledge Date: 06/11/2014 ( Sanjeev Kumar) Place: ... - Dec 17

Engineering High School

India, Bengaluru, Karnataka map
... school, koraput Education, Odisha) TECHNICAL SKILL Good understanding of the ASIC and FPGA design flow Complete knowledge of verilog,system verilog,advance system verilog Extensive experience in writing RTL models in Verilog HDL and Testbenches in ... - Dec 16

High School Engineering

India, Kavali, Andhra Pradesh map
... SKILL SET HDL : Verilog Language : C, Matlab OS : Windows OS Editing tools : Microsoft Office Word, Microsoft Office Excel, Microsoft Office Power Point Simulator : Xilinx ISE Simulator CO-/EXTRA –CURRICULAR ACTIVITIE Paper published in ... - Dec 16
1 2 3 4 5 6 7 Next