verilog resumes 10Login

verilog resumes

verilog resumes 5

verilog resumes 6

verilog resumes 7

verilog resumes 8

verilog resumes 9

verilog resumes 10

verilog resumes 11

verilog resumes 12

verilog resumes 13

verilog resumes 14

verilog resumes 15


All Skills

Project Control

India
... fluid level is reached which will notify us about the water level in the tank Computer Proficiency: • C LANGUAGE • MICROSOFT WORD • MICROSOFT EXCEL • MICROSOFT POWERPOINT • XILINCS • VHDL • VERILOG • ELECTRIC • SYNOPSYS TOOLS(VCS, DESIGN COMPILER) • ... - Feb 23

Project Design

India, Hyderabad, AP
... , Virtuoso Visualization and Analysis(ViVA), Virtuoso Spectre Circuit Simulator, Virtuoso AMS simulation (Analog Mixed-Signal) Virtuoso UltraSim Full-Chip Simulator Virtuoso Multimode Simulation, Incisive Verification Kit ( Verilog XL, SimVision ) 2. ... - Feb 23

Engineer Project

India, Bangalore, KA
... project with scope for learning and challenge TECHNICAL PROFICIENCIES Operating Systems: LINUX Red Hat, WINDOWS Languages: Verilog, SystemVerilog, C, C++, PERL Methodology: UVM Methodology Tools: Xilinx, Quartus, BSPICE, HSPICE, Magic, EMANAGER, ... - Feb 22

High School Pvt Ltd

India, Bangalore, KA
... 71.60% Y.O.P: 2007 Professional I have done my training in Professional Diploma in ASIC Design from Training Nano Scientific Research Centre pvt Ltd Technical HDL LANGUAGES : VHDL, VERILOG HDL, SYSTEM VERILOG (HDVL). Skills LAYOUT Drawing, SCHEMATIC ... - Feb 22

Project Manager Engineer

India, Ghaziabad, UP
... Pant University of Agriculture and Technology, Pantnagar in 2000 Competency Matrix IP-XACT, XML, XSLT, DITA C,C++,SystemC,VHDL,System Verilog,Java Perl, TCL/TK, Shell scripting SystemC, TLM, BCA, RTL modeling Eclipse, GDB SoC/VSoC integration and ... - Feb 21

Engineer Project

India, Bangalore, KA
... Technical Skills Languages: C, C++, Assembly level coding, VHDL, Verilog, PERL, Pascal. Tools : MAGIC for VLSI layouts, SPICE, Multisim, Xilinx, Modelsimsimulator for VHDL and Verilog Circuit Simulation, Micro Wind for VLSI Layout Editing Cadence ... - Feb 21

Engineer Sales

India, Ichalkaranji, MH
... Digital Language VHDL, Verilog . Basic Knowledge Device Driver, CMOS. Software Keil, AVR Studio,WinAVR, ARM, Modelsim, Xillinx. Operating Systems RTOS, UCOS-II. Working Details: Worked as Testing engineer at Sun Electro Devices. • Worked as software ... - Feb 21

Project Assistant

Houston, TX
... Languages: Java,C/C++, PHP, Python, C#, AWK, Verilog, MATLAB COMPUTER Frameworks & Simulation Softwares: Hibernate, Spring, NS2, Wireshark, SKILLS MySQL, Modelsim Other: Eclipse, Microsoft .Net, Intelig Idea, Visual Paradigm, Microsoft Office 2 - Feb 20

Project Manager Design

India, Bangalore, KA
... PRIMARY SKILLS VLSI Design, Embedded System, VHDL, Verilog, SOC and Verification. Basics in C, C++, Visual C++ 2010. Assembly level programming: 8086(microprocessors), 8051(microcontroller). FIELDS OF INTEREST VLSI System Design Embedded System ... - Feb 20

C,C++,verilog,embedded c.assembly

India, Banga, PB
... Languages : C, C++, Embedded C, verilog programming. INTERNSHIP . Lovely Professional University 01-06-2013 to 15-07-2013 Advanced Embedded System using 8051 microcontroller Learned how to work on hardware and interfacing of many peripherals with ... - Feb 19

Engineer Electrical Engineering

Chicago, IL
... Simulation & synthesis: Cadence, Hspice, VHDL and Verilog code. Activity Science & Technique Association, Shenyang University of Technology Member of the ... - Feb 19

Project High School

United States
... Under gone a course VLSI DESIGN USING VERILOG HDL At ATI- EPI, Ramanthapur, Hyderabad. Implant Training: Under gone Implant Training at BSNL, Chittoor. Project done: Title : Mapping multi-domain application onto coarse grained reconfigurable ... - Feb 19

Project Power

India, Bangalore, KA
... (VTU) 2008 – 2011 60% DIPLOMA SGR Polytechnic 2005- 2008 61.5% SSLC BMS 2005 51% TECHNICAL SUMMARY Skill Set : C Programming, C++ Programming, Mat Lab, VHDL Programming, VERILOG Programming, VLSI design. Assembly language : Microprocessors 8085 & ... - Feb 19

Project Management

India, New Delhi, DL
... HDL's Known- VHDL, VERILOG . Tools Work On- Simulation-ISIM, QUESTA SIM . Synthesis Tools- XST, Leonardo Spectrum. . Shell Scripting Hobbies: Playing cricket, tennis,watching tv, politics Personal details Date of birth: December 01th 1990 Marital ... - Feb 19

ASIC Verification Engineer 2+ years experience

India, Bangalore, KA
... Ability in creation of verification environments using Verilog, System Verilog, UVM, OVM . Expertise in perl scripting . Experience in Emulation . Knowledge in Hardware graphics - 3D . Experience in module level verification . Knowledge in ... - Feb 18

Project Management

India
... Languages: C,MATLAB, Verilog HDL. . Operating Systems: Windows-7/XP. PROJECT PROFILE Project 1 :(Mini project) SOLAR MOBILE CHARGER . Description: Converting the sunlight (i.e UV rays ) into Electrical energy through solar panel. When UV rays fall ... - Feb 18

Design Engineer

India, Mumbai, MH
... Skill Set EDA Tools : Cadence Virtuoso Spectre Simulator IC6.1 Version Layout design Hardware Description Languages : Verilog, system Verilog. : C & C++, Micro wind software lab, Basic knowledge Software Skills Java Platforms : LINIX, UNIX, Windows. ... - Feb 16

Engineer Maintenance

India, Bangalore, KA
... Sone, Science Rohtas, Bihar 2004- 57 % (PCMC) 2006 Sun Beam Public school Dehri- On- Tenth Sone, Rohtas, Bihar 2003- 69.32 % 2004 TECHNICAL SKILLS: C, C++, Microcontroller, Verilog, Networking, Wireless communication – Xbee Protocol, PCB designing. ... - Feb 16

Resume

India
... Good Knowledge of Verilog and Vhdl. Academic Profile: Completed PG Diploma from CDAC PUNE in VLSI Design with 72 %. Completed B-Tech from CUSAT in Electronics and Communication with 61.10%. Completed 12th in Computer Science from ST. Stephens HSS ... - Feb 15

cadence-pspice,pcb, verilog

India, Bangalore, KA
... VLSI: * Good Knowledge in Digital circuit design & implementation of digital circuits using verilog. * Good Knowledge of implementation of digital design in FPGA. Tools used: IES-XL simulator, Modelsim & Xilinx. Courses attended: > 6 months course ... - Feb 15

Previous verilog resumes            Next verilog resumes


©2014 PostJobFree.com | Latest Resumes | webmaster@postjobfree.com