Comm Resumes

Sign in
Search for: Jobs   Resumes


Show Map Get new resumes like this by email Resumes 1 - 10 of 5238

Engineer Software

India map
... EDUCATIONAL QUALIFICATION Bachelor of Engineering in Electronics & Comm. Engineering May 2014 Annamalai University, Chidambaram, Tamil Nadu OGPA 8.57/10 All India Senior School Certificate Examination (Class XII) May 2009 Central Board of Secondary ... - Jul 05

Management Project

Schererville, IN map
... Application (R12.1.3) Oracle Purchasing Order Management Release Management WIP, BOM, WMS, INV Finance AP/AR/GL MSCA, E-COMM, Oracle Quality, iSupplier, Supplier scheduling Data Analysis Solution Design Team Management Multi-Vendor Coordination ... - Jul 05

Management Sales

Marina del Rey, CA map
... 1996 CNE, CNA Data Comm Networking Technologies, Palos Verdes Estates, CA. 1993 BA, English Literature/Education, California State University Long Beach, Long Beach, CA. Work History and Accomplishments Feb 2013 – June 2015 Data Engineer (Business ... - Jul 03

english fluency

India, Kolkata, West Bengal map
... PIN-711204 NATIONALITY : INDIAN RELIGION : HINDUISM DATE OF BIRTH : 30-11-1992 SEX : FEMALE SCHOOL : AGRASAIN BALIKA SIKSHA SADAN EXAMINATION PASSED BOARD YEAR OF PASSING X ICSE 2009 XII ISC 2011 GRADUATION (COMM.) C.U. PURSUING EDUCATIONAL ... - Jul 03

VHDL

India map
... & Comm. From Modi Institute Of Technology, KOTA affiliated by RAJASTHAN UNIVERSITY, JAIPUR in 2009. Senior Secondary (RBSC, Ajmer) With 71.54% in 2005. Secondary (RBSC, Ajmer) With 78.67% in 2003. TECHNICAL SKILLS: Electronics & Others EDC, Digital ... - Jul 03

ASIC/FPGA/RTL ENGINEER

India map
... (Electronics & Comm. Eng.) 2006-10 Adaptable and a quick learner; possesses skills to work under pressure. Possess strong management, communication & interpersonal skills. Technical Skills / IT forte HDLs / HVL SystemVerilog, Verilog, VHDL ... - Jul 02

design and verification enginer

India, Bengaluru, Karnataka map
... (Electronics & comm Engineering) -2015 passed out from P.T.U with 65.00%. VLSI Projects [1] Router 1x3 – RTL design and Verification HDL: Verilog HVL: SystemVerilog TB Methodology: UVM EDA Tools: Questasim and ISE Description: The router accepts ... - Jul 02

Senior Position

India map
... Mgr.Comm. Exports, Imports, Sales & Marketing May 1990 -June 1999 M/s Indo International, Madras Leather Garments Exporters P.R.O Looking after their Import & Export Dealings Sept. ’87 - Nov ’89 M/s C.C Consultants, N.Delhi (Customs Consultants) ... - Jul 01

Plant Procees, operation and start up specialist

Dallas, TX map
... group, Internal guide- rules Doc, about Roles and responsibilities and interactions with PMT (Project Management Team), Commissioning execution plan, mobilization plan, Hand over procedure, Startup sequence, etc., review and approval of Comm Docs. ... - Jul 01

Civil Engineering Secondary School

United Arab Emirates map
... To prepare design of Steel structure, Res, Comm./Res. Projects. To prepare complete detailed working drawings for Res, Comm./Res. Projects. To prepare the MEP drawings for projects as per requirements of clients. To attend the meetings with clients ... - Jun 30
1 2 3 4 5 6 7 Next