Post Job Free

Resume

Sign in

Design Data

Location:
Bengaluru, KA, 560001, India
Posted:
August 31, 2016

Contact this candidate

Resume:

Rahul Nair

**/***, ***** **** *****:acwe11@r.postjobfree.com

Mansarovar, Jaipur Mobile : 856*******, 944-***-**** Rajasthan. Pin: 302020

Objective

I would like to be part of a reputed corporate wherein I can constructively contribute to the industry while working with dedicated and committed people and thereby improve my skills and technical knowledge.

Academic profile

Course Institute University

/Board

Percentage

of marks

/CGPA

Year

M.Tech

(VLSI Design)

Vellore Institute of

Technology, Vellore,

Tamilnadu

VIT

7.39

2014 - present

B.Tech,

Electronics and

Communication

Maharishi Arvind Institute

of Engineering and

Technology

Rajasthan

Technical

University

71.5

2009 - 2013

12TH

NeerjaModi School CBSE 66.5 2009

SSLC/10TH NeerjaModi School CBSE 80.2 2007

MTECH THESIS

Time Domain Pipeline ADC Using Class AB amplifier Design Objective: A time domain pipeline ADC is implemented in 90 nm technology. The main objective of this project is to reduce power consumption and to improve resolution and sampling speed. Here the whole architecture is divided into voltage domain and time domain. The power obtained is around 9.23 mW and sampling speed obtained is 100 MS/s. MTECH Projects:

ASIC implementation of Decimal Floating Point Multiplication: Design Objective: The floating-point multiplier is based on the radix-10 fixed-point multiplier due to its highly efficient structure. In this design we are using 16 numbers of significant. Two operands of 64 bits width with exponents are taken as inputs and the product is produced with specific precision. Its applications found in financial analysis, banking, tax calculation, currency conversion, insurance and accounting.

Rahul Nair

71/203, Patel Marg Email:acwe11@r.postjobfree.com Mansarovar, Jaipur Mobile : 856*******, 944-***-**** Rajasthan. Pin: 302020

CORDIC-Based Low-Power DCT Architecture Based on Data Priority: Design Objective: CORDIC (Coordinate rotation digital computer)-based low power Discrete Cosine Transform (DCT) architecture. It describes the multiplier less use of CORDIC algorithm in computation of data in DCT. There is a widespread use of Discrete Cosine Transform in signal processing although being computationally intensive. The CORDIC algorithm based architecture is used to determine the value of trigonometric functions by consuming less power. In order to have a data processing in real time there has to be hardware efficiency and high throughput

Asic Implementation Of DMA Controller:

Design Objective:Direct Memory Access is a method of transferring data between peripherals and memory without using the CPU. It is designed to improve system performance by allowing external devices to directly transfer information from the system memory.The DMA controller issues signals to the peripheral device and main memory to execute read and write commands.

BTECH PROJECT

Anti Petrol Theft Alarm

Design Objective: -Petrol/diesel theft of parked vehicles is quite common. Anti-petrol theft alarm circuit help in preventing this crime. The circuit consists of transmitter and receiver sections. The transmitter has to be mounted in the vehicle near the petrol tap, and the receiver in the common room of your house. When someone comes near the petrol tap, you get an audio indication in your room.

Technical skills

Languages : Verilog HDL,Perl, TCL, C, Shell scripting, Matlab Tools : Cadence Virtuoso, Mentor Graphics Modelsim,Quartus Operating Systems : Windows and Linux

Rahul Nair

71/203, Patel Marg Email:acwe11@r.postjobfree.com Mansarovar, Jaipur Mobile : 856*******, 944-***-**** Rajasthan. Pin: 302020

Personal Information:

Date of Birth Gender Marital Status

Nationality

27/11/1991 Male Single Indian

Declaration:

I hereby declare that the above furnished details are correct and true to the best of my knowledge and belief.

Place: Vellore

Date: 30-04-2016 (Rahul Nair)



Contact this candidate