Post Job Free

Resume

Sign in

Design Engineering

Location:
Lexington, KY
Posted:
June 23, 2016

Contact this candidate

Resume:

YAMINI SODAGUM

https://www.linkedin.com/pub/yaminisodagum/58/433/30

* *****:acvdym@r.postjobfree.com Mobile: 585-***-**** Objective:

To seek a full time which would enable me to enhance my knowledge in the field of MEMS and Microelectronics and help me understand the concept and build up the integrity of the organization.

Education:

Rochester Institute of Technology Masters in Electrical Engineering Focus: MEMS & Microelectronics

GPA: 3.74

Expected Graduation Year: August 2016

Under graduation: Jawaharlal Nehru Technological University Bachelors in Electronics and CommunicationEngineering

GPA:3.68 Graduated Year: May

2014

Courses:

Micro Fabrication, MEMS Fabrication, MEMS Evaluation, Lithography, DOE for Process Improvement, Fundamental of MEMS,

Advanced Engineering Mathematics, Engineering Analysis, Telecommunication Systems. Technical Skills:

Hands on experience of the fabrication process at Semiconductor Micro system Fabrication Laboratory (SMFL) at RIT.

Proficient in TCAD tools like Athena and Atlas used for process simulation and electrical characteristics.

Proficient in LTSpice Simulation.

Proficient in IC Layout design using Tanner L-Edit IC Layout, a product of Mentor Graphics and Possess knowledge on Cadence, L-Edit LVS by Tanner EDA, and DRC.

Possess basic knowledge on pre silicon validation

Programming Languages: C, C++, Basics of JAVA.

Hardware Description language: Verilog and VHDL

Proficient in Matlab

Professional Experience: Co-op

Name of the Company: ScienceTomorrow LLC Location: Lexington, Kentucky Role: Semiconductor Design and Layout Engineer Dates: January 2016-Present

Designed and Simulated circuits such as Charge sensitive preamplifier and counters using LTSpice.

Constructed the Layout for each module used throughout the project using Tanner L-Edit IC Layout.

Performed Layout versus Schematic using L-Edit LVS by Tanner EDA.

Performed Design Rule Check using L-Edit DRC by Tanner EDA.

Testing using SEM for material composition and functionality of the device. Projects:

Fabrication of a Chevron Thermal Actuator with and without a capacitor sensor

Design using Mentor Graphics IC Station.

Checking using Design Rule Check.

Fabrication of the device by using surface micromachining process.

Photo lithography at 8 levels as 8 masks where used for each layer.

Testing using the LCR meter for capacitance change.

Fire Alarm System using a microcontroller

Domain: Embedded Systems

Initial stage: Studied the basic functionality of the 89S52 microcontroller.

Detection Part: Design of the temperature and smoke sensor.

Design of the Voltage regulator IC 7805

Designed the Microcontroller

Microcontroller Interfacing

Programming the chip using Embedded C language

Soldering and performing Chip testing and verification. Internship Experience:

Name of the company: CMC Limited Location: Hyderabad, India Role: Programmer Dates: December 2013-March 2014

Title: An Area Efficient Universal Cryptography Processor for smartcards Domain: VLSI

Studied in detail various algorithms like Advanced Encryption Standard, Data Encryption Standard and Elliptic Curve Cryptography.

Worked on Verilog.

Studied various attributes of the cryptography processor.

Learnt the basics of Pre silicon validation.

Achievements:

Was a member of IEEE for 4years.

Worked as a TREASURER during 2012-13 for WIE AG IEEE-VBIT Student Branch.

Worked as the CHAIRPERSON during 2013-14 for WIE AG IEEE-VBIT Student Branch.

Organized and participated in events under IEEE.



Contact this candidate