Post Job Free

Resume

Sign in

Design Engineer Training

Location:
San Diego, CA
Posted:
May 01, 2015

Contact this candidate

Resume:

Charles M Zukowski II

**** ***** *****,

Colorado Springs, Colorado 80920

719-***-****

acphbh@r.postjobfree.com PRINCIPAL IC MASK DESIGNER

Professional Summary:

Over 29 years mask layout experience in custom, standard cell, mix signal, analog RF and digital designs.

Created layouts for high speed Receiver and Driver Chips including IO pads and their ESD circuitry, RF/IF Analog designs, Mixed Signal blocks, Mixers, Bandgaps, ADCs, DACs, Switch Caps, SERDES, and DDR’s to name a few. Experienced with device and signal matching, antenna issues, and metal migration techniques. Worked with Cadence Virtuoso XL and Calibre, Assura, Dracula, and Diva verifications; Silvaco’s Expert with Guardian verification and some AutoCAD designs. Experienced with Floor Planning chips, Block designs, Standard Cell library creations, and isolation techniques. Experienced with multiple foundries using .13u, .18u,

.25u, .35u, 130nm, 90nm, 65nm, 60nm, 40nm, 38nm, 28nm, 22nm CMOS and BiCMOS processes.

Experience (Contracts):

* 10/14 – present Qualcomm, San Diego, CA. Custom/Analog Mix Signal TSMC 28nm LPQRF, Cadence

* 01/14 – 09/14 United Memories, Colorado Springs, CO. Custom/Analog 38nm, Cadence

* 06/13 – 10/13 Black Forest Engineering, Colorado Springs, CO. Custom/Analog 130nm, Silvaco, Expert

* 02/13 – 06/13 Qualcomm, San Diego, CA . Custom/Analog Mix Signal TSMC 28nm, 22nm, Cadence

* 06/12 – 12/12 Hittite Inc., Colorado Springs, CO. Mix Signal/Analog Design, 90/65nm IBM/TSMC Cadence

* 03/12 – 06/12 Sunrise Micro Devices Inc. Boca Raton, FL. Mix Signal, 90nm TSMC, 130nm IBM Cadence

* 12/10 – 01/12 Aeroflex Inc. Colorado Springs, CO. Mix Signal ASIC’s, TSMC CMOS 90nm/130nm Cadence

* 09/10 – 12/10 EM Microelectronics, Colorado Springs, CO. Analog .35u TSMC Cadence

* 05/09 – 07/10 Aeroflex Inc., Colorado Springs, CO. Mix Signal ASIC’s, TSMC CMOS 130nm Cadence

* 10/06 – 04/09 Agilent Inc., Colorado Springs, CO. Mix Signal/Analog, 65nm, BICMOS9 SiGe Cadence

* 06/06 – 10/06 Hittite Inc., Colorado Springs, CO. Mix Signal/Analog Design CMOS TSMC 0.25u, Cadence

* 02/06 – 06/06 Agilent Inc., Colorado Springs, CO. Analog Mask Design Bi-CMOS Analog 90nm, Cadence

* 09/05 – 02/06 DSP Group, Colorado Springs, CO. Analog Design TSMC 0.18u, Cadence

* 07/05 – 09/05 Intel Inc., Colorado Springs, CO. Mix Signal Design 60/40nm, Virtuoso, Cadence

* 05/05 – 07/05 Solarflare Communications, Irvine, CA. Analog Design CMOS 0.13u, Virtuoso, Cadence

* 11/04 – 05/05 Motorola, Ft Lauderdale, FL. Mix Signal Design CMOS 90nm, Virtuoso, Cadence/Calibre

* 08/04 –11/04 RF Micro Devices, Broomfield, CO. Analog Mask Design 0.13u, Cadence Virtuoso/Assura.

* 03/04 – 07/04 Atmel Corp., Colorado Springs, CO. Analog/Mix Signal Mask Design 0.18u, Cadence/Calibre

* 08/03 – 03/04 Moonlight Silicon, Monarch Beach, CA. Mask Design using PC MAGIC, 0.25u

* 06/02 – 07/03 Atmel Corp., Colorado Springs, CO. Analog Layout, Mix Signal, Cadence DIVA/Dracula 0.25u

* 05/96 – 09/98 Western Digital, Irvine CA. Full Custom 0.25u, Cadence/Diva/Dracula T

Experience (Salary Positions):

* 12/00 – 06/02 Physical Design Engineer: LSI Logic Corporation, Colorado Springs, CO.

* 09/98 –12/00 Principal Layout Design Engineer: Atmel Corporation, Colorado Springs, CO.

* 04/95 – 05/96 Director of Engineering: New Media Corporation, Irvine, CA.

* 1984 – 04/95 Engineering Administrator/Senior Layout Design Eng.: Rockwell Intl. Newport Beach, CA.

Educational Background:

* Bachelor of Business Administration, National University, Irvine, CA.

* Achievement in Electronics Tech. Certification, Orange Coast College, Costa Mesa, CA.

* Associate in Arts Degree, Orange Coast College, Costa Mesa, CA.

Software Experience:

* Proficient with Cadence Virtuoso/Calibre/Assura verify, Silvaco's Expert IC Editor/Guardian Verify tools

* Knowledgeable with Avant!, Dracula, Diva, AutoCAD, UNIX, HTML and Word Processing tools.

Highlights of Advanced Training:

* “VTI /VLSI Layout Design Training Courses” - VLSI Technologies Inc., San Jose, CA.

* “Cadence Virtuoso and PCell Training Courses” - Cadence Technologies, San Jose, CA.

* “Mentor's Calibre DRC/LVS Training Courses” - Austin, Texas



Contact this candidate