Post Job Free

Resume

Sign in

Project High School

Location:
Bengaluru, KA, India
Posted:
October 03, 2014

Contact this candidate

Resume:

RESUME

V. suhas,

Ph:+918*********,

acf8yf@r.postjobfree.com.

OBJECTIVE

To excel, both individually and as a team player, in a reputed organization with a challenging

environment which provides me with an opportunity to learn from it and contribute to its

growth.

SUMMARY

• Proficient in concepts of digital circuit design that including VLSI design.

• Proficient in concepts of analog circuit design.

• Experience in VHDL and VERILOG programming and systems designing.

• A brief knowledge in Xilinx ISE tool.

• Experience in Xilinx EDK tools (SDK & XPS), Mathworks

• Experience in ZYNQ 7000 AP SOC.

• Better knowledge & experience on Zed Board.

• Experience in P-spice simulation and H-spice simulation.

• A better knowledge on Mentor Graphic tool.

• Basic knowledge in Java, VB script.

WORK EXPERIENCE

Done Internship in AVNET India Private limited, Bangalore from FEB 2014 to SEP 2014

in XILINX Field Application Engineer team and doing project on “ ZYNQ INTELLIGENT

DRIVE” and done different projects based on Image processing & Audio processing and

Developed code to adopt new designs.

EDUCATION

Master of Technology in V.L.S.I Percent Aggregate – 76.2 (2012-2014) Sri Vidyanikethan

Engineering College (Autonomous), Tirupathi.

Bachelor of Technology in Electronics and Communication Engineering,

Percent Aggregate – 62.8(2008-2012)

KANDULA OBUL REDDY College, Affiliated To JNTU-Anantapur.

Intermediate (Board of Intermediate Education), MPC, Percent Aggregate – 87.8 (2006-

2008) Narayana junior college, Kadapa.

10th Standard (Secondary School Certificate), Percent Aggregate – 70.9 (2005-2006)

Nagarjuna high school, kadapa .

SKILLS

Languages : C, VHDL, VERILOG, Basics of java and Perl

Platforms : Windows 2008/XP/Vista/7, Linux.

Tools : Xilinx ISE, Xilinx Vivado, Modelsim, Matlab, H-spice

Mentor Graphics, Simulink, Leonard spectrum, System

Generator.

PROJECTS

Postgraduate projects

• ZYNQ Intelligent Drive

Description : The ZYNQ Intelligent Drive gives industrial automation designers a

highly efficient, cost effective alternative to traditional motor control

units. The parallel-processing power, fast computational speeds, and

connectivity versatility of Xilinx® FPGAs can accelerate the

implementation of advanced motor control algorithms Additionally,

ZYNQ 7000 AP SoC devices have lower costs with greater on-chip

integration of system components and shorten the latencies with high-

performance digital signal processing (DSP).

The ZYNQ Intelligent Drive also shortens the process of

developing custom control capabilities, with integrated peripheral

functions (Ethernet, PowerLink, and PCI® Express), a motor-control

FPGA mezzanine card (FMC) with built-in motor drivers and high-

precision Delta-Sigma modulators, and prototyping support for

evaluating alternative front-end circuitry

Tools used: Xilinx vivado 2013.3, Matlab R2013b

• ZYNQ Vision

Description: This project is SoC application development with a specific focus on

embedded vision using the Xilinx Vivado Design Suite to target the

Xilinx Zynq™-7000 All Programmable SoC. In this project a software

implementation of an embedded vision application can be accelerated

by building a custom hardware accelerator on the Zynq

SoC’s programmable fabric achieving 1080P60 at 1W power

consumption.

Undergraduate projects

• Obstacle detection robot.

Description: The main objective of this project is to change the direction of moving the robot

while there is ant obstacle is present. If there is obstacle is present in the right side Robot

moves to leftside and vice-versa.

• Adaptive fuzzy filtering for artifact reduction in compressed images & videos

Description: The main objective of this project is to decrease artifacts present

in the compressed image and videos by using adaptive fuzzy filtering.

HONORS AND AWARDS

Certification of participation in a KORM TECHFEST 2K11 ( A national level

symposium) at K.O.R.M Engineering College, kadapa.

Won prize in Paper Presentation.

Best Solo dancer award conducted by kadapa Library Association.

ACTIVITIES

• Organized cricket and badminton championships in our college.

• Hosted several college meetings and anniversary celebrations.

PERSONAL PROFILE

Father’s Name : V. Krishnaiah

Date of Birth : 10/06/1991

Marital status : Single

Sex : Male

Languages Known : Telugu, Hindi, English

DECLARATION

I hereby declare that the information provided above is true to the best of my Knowledge.

Date:

Place: V. Suhas



Contact this candidate