Post Job Free

Resume

Sign in

verilog programming,ccn networking, c language, assembly Languages

Location:
Bengaluru, KA, India
Salary:
2.4pa
Posted:
September 29, 2014

Contact this candidate

Resume:

Latha.N

M.Tech. VLSI Design & ES

Email:acf6uu@r.postjobfree.com

Prashanthnagar,chikballapur 888-***-****

562101,Karnataka

Objective

To give my carrier a solid start by joining eminent organization which will provide an

opportunity to exhibit the best of my ability and contribute towards organizational

development .

Educational Qualification

Aggregate(

Academics Year Institution//University

%)

M.Tech (VLSI

2012-14 BIT/VTU UNIVERSITY 68

Design&

ES)

B.E. (ECE) 2012 SJCIT/VTU University 62

BGS/KARNATAKA

PUC(PCMB) 2008 67

BOARD

JAWAHAR NAVODAYA

10TH

2006 VIDYALAYA/CBSE. 82.14

BOARD

Technical Skills

HDL LANGUAGES : VERILOG

ASSEMBLY LANGUAGE : 8051, 8086

Basic knowledge about CCN, Electronics, MATLAB.

Knowledge about CADENCE,XILINX,MENTOR GRAPHIC TOOL.

Professional Highlights

Have qualified GATE-2012 with 90.3 percentile.

Have presented a paper titled ‘Design of DDFS using GM CORDIC

algorithms’ in an international journal IJESC june 2014 issue .

Projects Done

M.TECH FINAL PROJECT

DESIGN OF DDFS USING GENERALIZED CORDIC ALGORITHM

Duration : 8 months

Tools : XILINX, MODELSIM

Description: Here we design an efficient DDFS using an optimized CORDIC

algorithm

Which gives improvement in terms of area and power as well as it decreases the

computational complexity compared to conventional DDFS.

M.TECH. MINI PROJECTS:

DESIGN OF PIPELINED FIR FILTER

Duration : 6 months

Tools : CADENCE,XILINX

Description: Here we design pipelined architecture of fir filter which decreases the

delay observed in case of using conventional fir filter as well as power and area.

DESIGN OF EFFICINT REVERSIBLE BCD ADDER.

• Duration : 6 months

• Tools :XILINX, MODEL SIM SIMULATOR

Description: In this project we design a BCD adder using reversible gates

Which is high speed and area efficient.

B.E. Project:

Bus route number identification for blind people

Duration : 6 months

tool : 8051 uc

Description: In this architecture we design an RF receiver and transmitter

Which will help the blind people to identify the bus no.

Strengths

Honesty

Flexible

Positive thinking and a hopeful person

Willingness to accept challenges irrespective of complexity

Ability to work as individual as well as in group

Extra curricular activities

Won volleyball tournament at college level.

Won drawing competitions at school level

Have participated in pick and speak,debates at school level

Interested in gardening, cycling, playing volleyball.

Declaration:

I hereby declare the above-mentioned details are true to the best of my knowledge

and belief.

Date:

Place: Bangalore (LATHA.N)



Contact this candidate