Design Verification Engineer

Design Verification Engineer - Remote / San Jose, CA

Duration – 6 months + (can be extended longer)

San Jose, CA / Remote

Design Verification Engineer

UVM

System Verilog

Test Bench Development

SystemC (preferred)

strong C/C++